



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/618,041

07/11/2003

Lee A. Burton

SRC027

4115

25235

7590

06/01/2006

HOGAN & HARTSON LLP
ONE TABOR CENTER, SUITE 1500
1200 SEVENTEENTH ST
DENVER, CO 80202

EXAMINER

SORRELL, ERON J

ART UNIT

PAPER NUMBER

2182

DATE MAILED: 06/01/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/618,041	Applicant(s) BURTON, LEE A.	
	Examiner Eron J. Sorrell	Art Unit 2182	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 03 March 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-85 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-85 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 11 July 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date: _____ |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date: _____ | 6) <input type="checkbox"/> Other: _____ |

Art Unit: 2182

DETAILED ACTION

Double Patenting

1. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

2. Claims 1-41 and 48-62 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-37 of copending Application No. 09/932,330. Although the conflicting claims are not identical, they are not patentably distinct from each other because the claims of the instant application recite limitations using the

Art Unit: 2182

term "dense logic device," while the claims of application 09/932,330 use the term "processor" to describe the same functional unit. The independent claims of the instant application also recite the limitation of a direct execution logic element coupled to an adapter port that is associated with a memory module slot while the claims of 09/932,330 recite a processor element associated with a memory module slot to describe the same structure. Finally the independent claims of the instant application recite the limitation of memory resources being included in the adaptor port. While not explicitly set forth in the claims of 09/932,330, one of ordinary skill in the art would realize the processor element associated with the adaptor port claimed would use registers to hold data for manipulation.

This is a provisional obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2182

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-4, 9, 19-21, 25-28, 33, 49-51, 55-61, 63-68, 70-77, and 83-85 are rejected under 35 U.S.C. 103(a) as being unpatentable over Foster (U.S. Patent No. 6,052,134) in view of O'Sullivan (U.S. Patent No. 4,972,457).

5. Referring to claim 1, 2, and 26 Foster teaches a computer system (see figure 1) comprising:

at least one dense logic device (see item 12 of figure 1);
a controller, comprising an interleaved memory controller (see item 14 in figure 2 and lines 1-8 of column 2 and lines 11-37 of column 7) for coupling the at least one dense logic device to a control block (see item 28 in figure 1) and a memory bus (see bus coupling item 14 to item 18 in figure 1);

at least one memory module slot (see lines 30-55 of column 5).

Foster fails to teach the system further an adaptor port associated with the at least one memory module slot the adapter port including associated memory resources selectively

Art Unit: 2182

accessible by the dense logic device and the at least one direct execution logic element coupled to the adapter port.

O'Sullivan teaches a computer system comprising the above limitations (see item 70 in figure 4 and paragraphs bridging columns 5 and 6 and lines 7-41 of column 7), and suggests the adaptor port (hybrid communications control unit), can be located in any available memory expansion slot within the computer.

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Foster with the above teachings of O'Sullivan. One of ordinary skill in the art would have been motivated to make such modification in order to add an adapter using an existing available slot without making any hardware changes in the computer or purchasing additional equipment as suggested by O'Sullivan.

The combination of Foster and O'Sullivan fails to teach an adapter port associated with at least two of the plurality of memory slots.

It would have been obvious to one of ordinary skill in the art to modify at the time of the applicant's invention to modify the combination of Foster and O'Sullivan such that the it comprises an adapter port associated with at least two of the

Art Unit: 2182

memory slots in order to connect and interface with more external communication devices.

6. Referring to claims 3,27,68, Foster teaches the plurality of memory module slots comprise DIMM memory module slots (see lines of column; Note DIMMs have a 64-bit width and Foster discloses the memory banks disclosed have a 64-bit width).

7. Referring to claims 4,28,61 O'Sullivan teaches the adapter port comprises a DIMM physical format for retention within one of the DIMM memory module slots.

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Foster with the above teachings of O'Sullivan. One of ordinary skill in the art would have been motivated to make such modification in order to add an adapter using an existing available slot without making any hardware changes in the computer or purchasing additional equipment as suggested by O'Sullivan.

8. Referring to claims 9 and 33, Foster teaches the control block comprises a peripheral bus control block (see item labeled 20 in figure 1).

Art Unit: 2182

9. Referring to claims 12 and 36, Foster teaches the control block comprises a graphics control block (see item labeled 20 in figure 1).

10. Referring to claims 19,20,49, and 50, O'Sullivan teaches the direct execution element is operative data received from said controller on said memory bus and is operative alter data received from an external source prior to placing altered data said memory bus (see lines 3-12 of column 4).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Foster with the above teachings of O'Sullivan in order for the data to be in the proper format/protocol for sending and receiving data.

11. Referring to claims 21,51, and 70, O'Sullivan` teaches the direct execution element comprises a control block coupled to the adapter port (see item labeled 70 in figure 4).

12. Referring to claim 25 and 55 Foster teaches the direct execution element comprises a read only memory associated with

Art Unit: 2182

the control block for providing configuration information thereto (see paragraph bridging columns 5 and 6).

13. Referring to claim 56, Foster teaches a computer system including, the computer system comprising at least one dense logic device coupled to said memory bus (see item 12 in figure 1 and bus coupled memory 18).

Foster fails to teach an adapter port for electrical coupling between a memory bus of said computer system and a network interface said adapter port comprising: a memory resource associated with said adapter port; and a control block for selectively enabling access by said at least one dense logic device to said memory resource.

O'Sullivan teaches a computer system comprising the above limitations (see item 70 in figure 4 and paragraphs bridging columns 5 and 6 and lines 7-41 of column 7).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Foster with the above teachings of O'Sullivan. One of ordinary skill in the art would have been motivated to make such modification in order to add an adapter using an existing available slot without making any hardware changes in the

Art Unit: 2182

computer or purchasing additional equipment as suggested by O'Sullivan.

14. Referring to claims 57 and 64, O'Sullivan teaches the control block is further operational to selectively preclude access by said at least one dense logic device to said memory resource (see paragraph bridging columns 5 and 6).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Foster with the teachings of O'Sullivan for the same reasons as outlined in the rejection of claim 56, supra.

15. Referring to claim 58, 65, and 83, O'Sullivan teaches the at least one direct execution logic element coupled to said network interface (see item 70 in figure 4).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Foster with the teachings of O'Sullivan for the same reasons as outlined in the rejection of claim 56, supra.

16. Referring to claim 59 and 66, O'Sullivan teaches the control block is further operational to alternatively enable access to said memory resource by said at least one dense logic

Art Unit: 2182

device and said at least one direct execution logic element (see paragraph bridging columns 5 and 6).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Foster with the teachings of O'Sullivan for the same reasons as outlined in the rejection of claim 56, supra.

17. Referring to claims 60 and 67, Foster teaches, the memory bus comprises first and second memory module slots (see lines 30-55 of column 5) and O'Sullivan teaches the adaptor port is configured to physical retention in the memory module slot (see lines 7-41 of column 7).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Foster with the teachings of O'Sullivan for the same reasons as outlined in the rejection of claim 56, supra.

18. Referring to claim 63, O'Sullivan teaches the claimed adapter port.

It would have been obvious to one of ordinary skill in the art the time of the applicant's invention to add an additional adapter port that performs the same function to allow for greater external device connections.

19. Referring to claim 71, Foster teaches the computer system comprises a memory and I/O controller interposed between said at least one dense logic device and said memory bus (see item 14 in figure 1).

20. Referring to claim 72, Foster the memory and I/O controller comprises an interleaved memory controller (see lines 1-8 of column 2).

21. Referring to claims 73-75, O'Sullivan teaches the adapter port comprises a number of switches interposed between said memory bus and said memory resource controllable by said control block (see item 86 in figure 4), the switches comprise field effect transistors, the computer switches have condition thereof coupling said dense device to said memory resource and second condition thereof for coupling said network interface said memory resource (see line 45 of column 5 to line 5 of column 6).

22. Referring to claims 76 and 77, Foster as modified by O'Sullivan teaches the memory bus provides address/control and data inputs to said control block to at least partially control its functionality (see lines 7-18 of column 7).

23. Referring to claims 84 and 85, O'Sullivan teaches the memory resource comprises DRAM (see item 70 in figure 4).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the system of Foster with the teachings of O'Sullivan for the same reasons as outlined in the rejection of claim 56, supra.

24. Claims 5,6,29,30,62, and 69, are rejected under 35 U.S.C. 103(a) as being unpatentable over Foster in view of O'Sullivan as applied to claims 1 and 34 above, and further in view of Tetrick (U.S. Patent No. 6,598,199).

25. Referring to claims 5,6,29,30,62, and 69 the combination of Foster and O'Sullivan fails to teach the memory module slots comprise inline memory module serial interface slots and the adapter port comprises inline memory module serial interface physical format for retention within one of said RIMM memory module slots.

Tetrick teaches claimed memory are substantially similar to DIMMs, but use RDRAM chips which have faster access times than other DRAM or SDRAM chips (see lines 40-54 of column 2).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of Foster and O'Sullivan with the above teachings of Tetrick in order to use a faster memory as suggested by Tetrick.

26. Claims 7,8,10,11,13,14,31,32,34,35,37, and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Foster in view of O'Sullivan as applied to claims 1 and 34 above, and further in view of Mays, Jr. (USPN: 6,452,700).

27. Referring to claims 7,8,10,11,13,14,31,32,34,35,37, and 38 the combination of Foster and O'Sullivan fails to teach the graphics control block provides control information to the direct execution logic element of the adapter port (note the graphics control block is also a peripheral bus control block).

Mays, Jr. teaches an I/O control block which provides control information to the direct execution logic element of the adapter port (see lines 20-42 of column 4).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of Foster and O'Sullivan with the above teachings of Mays, Jr. One of ordinary skill in the art would have been motivated to make such modification in order to facilitate in

Art Unit: 2182

data transfers as suggested by Mays, Jr. (see lines 20-42 of column 4).

28. Claims 15-17 and 39-41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Foster in view of O'Sullivan as applied to claim 1 above, and further in view of Whittaker et al. (USPN: 5,889,959 hereinafter "Whittaker").

29. Referring to claims 15-17 and 39-41 the combination of Foster and O'Sullivan fails to teach the control block comprises systems maintenance control block, wherein the systems maintenance control block provides control information to the direct execution logic element of the adapter port.

Whittaker teaches a control block comprising a systems maintenance control block, wherein the systems maintenance control block provides control information said adapter port (see lines 42-49 of column 4).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of Foster and O'Sullivan with the above teachings of Whittaker. One of ordinary skill in the art would have been motivated to make such modification in order to provide

Art Unit: 2182

diagnostic functions to all of the modules in the system as suggested by Whittaker (see lines 30-43 of column 1).

30. Claims 18,22-24,48, and 52-54 rejected under 35 U.S.C. 103(a) as being unpatentable over Foster in view of O'Sullivan as applied to claims 1 and 34 above, and further in view of Chiles et al. (USPN: 6,581,157).

31. Referring to claims 18 and 48 the combination of Foster and O'Sullivan fails to teach the direct execution logic element comprises a reconfigurable processor element.

Chiles teaches an adapter port with a direct execution logic element comprising a reconfigurable processor element (see item labeled 256 in figure 3).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of Foster and O'Sullivan with the teachings of Chiles. One of ordinary skill would have been motivated to make such modification in order to upgrade the adapter port without purchasing a new one.

32. Referring to claim 22,23,52, and 53 the combination of Foster and O'Sullivan fails to teach the direct execution logic

Art Unit: 2182

element further comprises at least one field programmable gate array configurable to perform an identified algorithm on and operand provided thereto by said adapter port and a read only memory associated with said control block for providing configuration information thereto, and wherein the system further comprising a dual-ported memory block coupling a control block coupled to said adapter port to said at least one field programmable gate array.

Chiles teaches the above limitation (see item labeled 256 in figure 3 and paragraph bridging columns 8 and 9).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of Foster and O'Sullivan with the teachings of Chiles. One of ordinary skill would have been motivated to make such modification in order to upgrade the adapter port without purchasing a new one.

33. Referring to claims 24 and 54 the combination of Foster and O'Sullivan fails to teach the processor element comprises a chain port for coupling the processor element to another processor element.

Chiles teaches the processor element comprises a chain port for coupling the processor element to another processor element (see paragraph bridging columns 8 and 9).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of Foster and O'Sullivan with the teachings of Chiles. One of ordinary skill in the art would have been motivated to make such modification in order to connect the host computer to a network.

34. Claims 42-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Foster in view of O'Sullivan as applied to claim 1 above, and further in view PCI Technology Overview (hereinafter "PCITO")

35. Referring to claims 42-47 the combination of Foster and O'Sullivan fails to teach the control block comprises a PCI-X or PCI-Express control block, wherein the PCI-X or PCI-Express control block provides control information to the direct execution logic element of the adapter port.

PCITO teaches a control block comprising a PCI-X or PCI-Express control block wherein the PCI-X or PCI-Express control

Art Unit: 2182

block provides control information said adapter port (see pages 12,13, and 16).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of Foster and O'Sullivan with the above teachings of PCITO. One of ordinary skill in the art would have been motivated to make such modification in order to useful in high speed networking environments or high-speed chip interconnects as suggested by PCITO (see pages 8 and 16).

36. Claims 78-82 are rejected under 35 U.S.C. 103(a) as being unpatentable over Foster in view of O'Sullivan as applied to claim 1 above, and further in view FreeBSD Developers' Handbook Chapter 9.

37. Referring to claims 78-82, the combination of Foster and O'Sullivan fails to teach the control block further comprises a DMA controller providing fully parameterized direct memory access operations memory resource, wherein the DMA controller enables scatter/gather, irregular data access pattern functions, and data packing functions to be implemented.

FreeBSD Developers' Handbook Chapter 9, teaches such a DMA controller that can perform the above functions (see section 9.1).

It would have been obvious to one of ordinary skill in the art at the time of the applicant's invention to modify the combination of Foster and O'Sullivan with the above teachings from FreeBSD Developers' Handbook Chapter 9, in order to relieve the direct execution logic element of the burden of transferring data as suggested by FreeBSD Developers' Handbook Chapter 9 (see section 9.1).

Response to Arguments

38. Applicant's arguments filed 3/3/06 have been fully considered but they are not persuasive. The applicant argues the combination of Johnson and O'Sullivan fails to teach or suggest

1) an adapter port having memory resources that is further associated with one or more memory module slots; and

2) a direct execution logic element coupled to the adaptor port wherein the memory resources are selectively accessible by a dense logic device and the direct execution logic element.

Art Unit: 2182

As per argument 1, the Examiner disagrees. O'Sullivan teaches, at lines 30-41 of column 7, the adaptor port (hybrid communications card) that can be "installed in a *memory expansion* or *other expansion slot* of the computer (emphasis added)." One of ordinary skill in the art at the time of the applicant's invention would clearly understand the term "memory expansion slot" to be a slot on the memory board of the computer for adding additional memory modules, especially since Johnson recites "other slots," to indicate different types of slots.

As per argument 2, the Examiner disagrees. At page 4, lines 20-27, the applicant defines direct execution logic to comprise processing elements, memory boards, or the like. The microprocessor 70 directly connected to the adapter port (hybrid communication card) along with associated memory resources (RAM and ROM) (see item 70 in figure 4). O'Sullivan teaches, at the paragraph bridging columns 5 and 6, "...both the random access and readonly [sic] memories are connected to the microprocessor for data and storage. The read only memory preferably contains operating software..." The ordinarily skilled artisan, taking into account the nature of the device, would understand that the dense logic device (the CPU) would access the data stored on the adapter card (hybrid communication) to communicate with the

external network, and the direct execution logic accesses the memory to run the operating software and store processed data, therefore the memory resources disclosed by O'Sullivan are selectively accessible by a dense logic device and the direct execution logic element.

Conclusion

39. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eron J. Sorrell whose telephone number is 571 272-4160. The examiner can normally be reached on Monday-Friday 8:00AM - 4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim Huynh can be reached on 571-272-4147. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

EJS
May 24, 2006


KIM HUYNH
SUPERVISORY PATENT EXAMINER
5/25/06